mirror of
https://github.com/LattePandaTeam/LattePanda-Mu.git
synced 2026-08-07 02:08:53 +00:00
33 lines
1.1 KiB
Markdown
33 lines
1.1 KiB
Markdown
# Beta BIOS
|
|
|
|
- Beta BIOS may contain unforeseen issues and is recommended for professional developers to try out only.
|
|
|
|
- Unless specified otherwise, these will not be merged into the main branches (DFLT and SATA) by default.
|
|
|
|
## LP-BS-S70NC1R200-SR-20240410
|
|
|
|
Modified from **LP-BS-S70NC1R200-SR-A**, with IBECC option enabled for evaluating stability and performance differences.
|
|
|
|
**Suitable for:** LattePanda Mu N100 8GB
|
|
|
|
**Note:** The IBECC option has been integrated into the BIOS firmware of the main branches (DFLT and SATA).
|
|
|
|
## LP-BS-S70NC1R200-SR-DEBUG
|
|
|
|
Enable intel DCI debugging interface and UEFI log output for open source firmware developers
|
|
|
|
**Suitable for:** LattePanda Mu N100 8GB
|
|
|
|
## LP-BS-S70NC1R200-SR-TGPIO
|
|
|
|
TGPIO function is enabled. A precise 1pps pulse signal is continuously output at Pin 123 for time sensitive applications.
|
|
|
|
**Suitable for:** LattePanda Mu N100 8GB
|
|
|
|
## LP-BS-S70NC1R200-DR-B-TGPIO
|
|
|
|
TGPIO function is enabled. A precise 1pps pulse signal is continuously output at Pin 123 for time sensitive applications.
|
|
|
|
**Suitable for:** LattePanda Mu N100 16GB / N305 16GB
|
|
|